The noise power ratio-theory and ADC testing
نویسندگان
چکیده
This paper develops theory behind the noise power ratio (NPR) testing of ADCs. A mid-riser formulation is used for mathematical simplicity. Simulated results, using DAC generated signals, suggests that the uniformly distributed signal is easier to implement and is more sensitive to amplitude dependent distortions.
منابع مشابه
A 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology
A new high-resolution and high-speed fully differential Successive Approximation Register (SAR) Analog to Digital Converter (ADC) based on Capacitor Merged Technique is presented in this paper. The main purposes of the proposed idea are to achieve high-resolution and high-speed SAR ADC simultaneously as well. It is noteworthy that, exerting the suggested method the total capacitance and the rat...
متن کاملImproving adaptive resolution of analog to digital converters using least squares mean method
This paper presents an adaptive digital resolution improvement method for extrapolating and recursive analog-to-digital converters (ADCs). The presented adaptively enhanced ADC (AE-ADC) digitally estimates the digital equivalent of the input signal by utilizing an adaptive digital filter (ADF). The least mean squares (LMS) algorithm also determines the coefficients of the ADF block. In this sch...
متن کاملDynamic Testing of ADC: A Review
Analog to digital converters are Mixed signal devices. With the increasing popularity of these devices , it is important to get more faster and accurate device. Along with design, testing of ADC plays major role . Static and Dynamic methods are available for ADC testing. Ideal ADC itself has quantization error. A NonIdeal ADC consists many other errors like offset error, Gain error, DNL, INL,EN...
متن کاملNoise floor in ADC testing
Noise floor is a frequency spectrum parameter that is widely used in ADC testing although it has not been properly defined and described by a formula in any ADC standards yet. IEEE Std 1057-1994 does not mention the noise floor but it generally uses noise or noise level that is not defined. IEEE Std 12412000 provides a formula for noise floor computation depending on the number of ADC bits; con...
متن کاملA 10-Bit 0.5 V 100 KS/S SAR ADC with a New rail-to-rail Comparator for Energy Limited Applications
In this paper, a 10-bit 0.5V 100 kS/s successive approximation register (SAR) analog-to-digital converter (ADC) with a new fully dynamic rail-to-rail comparator is presented. The proposed comparator enhances the input signal range to the rail-to-rail mode, and hence, improves the signal-to-noise ratio (SNR) of the ADC in low supply voltages. The e®ect of the latch o®set voltage is reduced by pr...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید
ثبت ناماگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید
ورودعنوان ژورنال:
- IEEE Trans. Instrumentation and Measurement
دوره 49 شماره
صفحات -
تاریخ انتشار 2000